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Abstract—The memristor can be used as non volatile memory
(NVM) and for emulating neuron behavior. It has the ability to
switch between low resistance Ron and high resistance values
Roff , and exhibit the synaptic dynamic behaviour such as
potentiation and depression. This paper presents a study on
potentiation and depression of memristors in Quad Flat Pack. A
comparison is drawn between the memristors with and without
the impact of parasitics of packaging, using measured data and
equivalent circuit models. The parameters in memristor and
packaging models for the SPICE simulations were determined
using measured data to reflect the memristor parasitics in Quad
Flat Packs.
Index Terms—Memristors, IC package, Quad Flat Pack,
Synaptic Dynamics
I. INTRODUCTION
Memristors are nonlinear devices that has the potential to
drive the development of more than Moore’s law integrated
circuits. Single memristor itself can store multilevel values
which is controlled by the voltage or current applied across
the device as a function of time. Ideally, it can be programmed
to any resistance level between a maximum possible resistance
Roff and minimum possible resistance Ron [1]. Memristors
have small area, fast read times, low leakage currents which
makes it promising non-volatile memory device. They are
also known to be useful in neuromorphic applications as they
exhibit the dynamics similar to the time-dependent changes in
synaptic connections that alter the synaptic weights in neural
networks (NN). If the memristor is exposed to the same stimuli
over and over again, the change in memristance value of
devices decreases over time, which is similar to the learning
process of neurons. This is called long-term potentiation or
long-term depression [2] of synapses.
Actual memristor devices are mathematically represented
with extended memristor models. However, the existing mod-
els do not include switching stochasticity, which is important
for extensive simulations of circuits prior to the fabrication.
The realistic simulation of systems on chip with memristors re-
quire models that include memristance variations for Ron and
Roff states and parasitics values associated with packaging
that affects the circuit behaviour. As writing and erasing time
of memristors are in nanoseconds range, the high frequency
operation of the devices should be tested as well.
The aim of this paper is to analyse the impact of memris-
tance variability and packaging on memristive devices. The
parameters of equivalent circuit (R, L, C values) of packaged
memristor used in this work were selected to model bond wires
used in Quad Flat packs or Ball grid arrays which are of the
interest for the low cost solution. Despite the speed limitation
of Quad Flat Packs, its design can still be modified to provide
higher speed of operation as in [3]
The remaining of the paper is organized as follows: Section
II presents the details on the experimental setup of mem-
ristance measurements and memristor model modification.
Section III introduces the equivalent circuit of packaged mem-
ristors and provides simulation results of both ideal outputs
and the errors associated with a packaging effect.
II. DETERMINING MEMRISTOR MODEL PARAMETERS
There are different type of materials that memristors are fab-
ricated such as Hafnium [4], Titanium [5], and Tungsten [6].
Depending on the material stack and structure of memristor
device the ratio of Ron and Roff values, switching times, and
switching threshold values can vary dramatically. The read
and write pulse voltages, and the ON time period needs to
be carefully selected to observe the memristor characteristics.
Figure 1 presents the experimental setup for measuring Ron
(a) and Roff memristance values of the memristor [7] , that
consists of (4) Keithley 4200 Parametric Analyzer [8], (3) DIP
chip, containing 8 discrete memristors, (2) twisted wires that
connect (1) the test fixture 8101-4TRX with the source and
measure units to the pins of the memristor in a package.
A. Experimental setup and measurement results
For this paper, memristance measurements of chalcogenide
memristors [7] in 16-pin DIP package were performed for
only two states that correspond to high resistance Roff and
low resistance Ron. The memristors used in the experimental
measurements are sensitive to high voltage amplitudes and
they best operate with stimuli of nanosecond width. The
parametric analyzer shown in Fig.1 was used for generating
square voltage pulses with 140ms width and ±0.5V amplitude.
The data collected from the experiment was limited to the
100 writing and erasing cycles in order to avoid damaging the
memristors.
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Fig. 1. Experimental Setup: 1. Test fixture; 2. Twisted wires connecting
the memristor pins to Source and Measure units; 3. DIP memristor chip; 4.
Keithley 4200 Parametric analyzer.
(a) (b)
Fig. 2. Distribution of memristance values for Ron (a) and Roff (b)
(a) (b)
Fig. 3. Equivalent circuit model (a) and ideal circuit (b) for single cell of
packaged memristor devices.
TABLE I
MEASURED MEMRISTANCE VALUES
Mean (µ) Max Min
Roff 2924.655 7682.6 1432.4
Ron 323.4 512.03 305.34
The memristor chips are in the early stages of its devel-
opment and have large device variability in terms of Ron
and Roff values and the switching thresholds. For measuring
the Ron and Roff variations of memristors, they have to
be programmed to its respective state and read with the
voltage lower than its switching threshold. In this paper, the
memristance values were obtained altering the applied voltage
to +0.5V for writing and −0.5V for erasing and 0.05V for
(a) (b)
(c) (d) (e)
(f) (g) (h)
Fig. 4. Input and output values of the circuit using memristor model with
Ron =Rmeanon , Roff = R
mean
off . (a) Voltage frequency is 10kVin = 0.5V ;
(b) Voltage frequency is 10kVin = −0.5V ; (c, e) output current of packaged
memristor circuit and (d,f) ideal circuit and (h,i) the δi respective error for
Vin = ±0.5V .
(a) (b)
(c) (d)
Fig. 5. Calculated average output current error with varying (a) Roff and (b)
Ron values for the range of operating frequencies (10KHZ, 1MHz, 100MHz,
1GHz) with Vin = 0.5V ;Calculated average output current error with varying
(c) Roff and (d) Ron values for the range of operating frequencies (10KHZ,
1MHz, 100MHz, 1GHz) with Vin = −0.5V ;
reading. The switching threshold of memristor used in the
experiment was 0.15V . The histograms presented in Figure
2 shows distribution of memristance values for Ron and Roff
states. Table 1 shows the maximum, minimum and mean
values of Ron and Roff states.
B. Modification of model parameters
For the simulation of packaged memristors the Knowm
model [9] was used. In this model the lowest Ron and highest
Ron memristance states were initially defined as 500Ω and
1500Ω respectively. The model parameters were modified
replacing the Ron and Ron states with experimental data.
The corner analysis and simulations are performed on five
different combinations of memristor values, {Ron, Roff},
they are: (1){Ron(µ), Roff (µ)}, (2) {Ron(µ), Roff (max)},
(3) {Ron(µ), Roff (min)}, (4) {Ron(max), Roff (µ)}, and (5)
{Ron(min), Roff (µ)}.
III. ANALYZING THE ERROR ASSOCIATED WITH PACKAGE
In this section, the equivalent model of packaged single
memristor is presented and simulation results of both ideal
and packaged memristor circuits are provided.
A. Equivalent model of packaged memristor
Using memristors in circuits involves designing additional
programming circuitry for setting the memristance values
to Ron, Roff or other intermediate values. Depending on
whether the memristor is at in programming mode (it is
connected to the writing circuit at the input and shorted out at
the output) or operating mode (it is connected to the readout
circuit at the output) the equivalent circuit of interconnections
between the memristive circuit and the electronic package will
differ.
Figure 3a shows the equivalent model of the packaged
memristor, while Fig. 3b shows an ideal case. The resistance
values R1 and R2 represents the circuit blocks to which the
memristor is connected. At the input of memristor’s positive
terminal R1 represents the resistance of the writing circuit
with low impedance. The output of the memristor circuit
can be shorted out with a low R2 or connected to the high
impedance readout circuit. For the generalization of the circuit,
we used R1 and R2 as 10Ω and approximated Quad Flat Pack
parameters for wire inductance L = 1.2nH and capacitance
to ground C = 25fF (capacitance to the substrate is ignored)
as in [10].
B. Simulation results and Error analysis
In this section, the error associated with package parasitics
is calculated for five cases of memristor resistance combina-
tions as outlined in Section IIB. For the calculation of dif-
ference between ideal circuit output and packaged memristor
circuit, a train of square voltage pulses Vin with frequency in
the range from 10kHz to 1GHz was used as an input to the
circuit. Fig. 4 shows the example of Vin at 10kHz (Fig.4a)
and the corresponding current output of packaged memristor
im1 (Fig.4c) and memristor circuit without parasitic effect im2
(Fig.4d). Fig.4g shows the error δi which is calculated as the
difference between the current outputs im2 and im1.
δi = im1 − im2 (1)
The graphs Fig. 4(c) and Fig. 4(d) show the potentiation
effect, while Fig. 4(e) and Fig. 4(f) show the depression effect
of memristance values during the first millisecond (0-1ms).
For further estimation of error variations, the average error
was calculated for the first 5 cycles of Vin with different
frequencies. Figure 5 shows the overall trend of a substantial
increase in the average error and its standard deviation with an
increase in frequency and resistance values. It also shows the
range of average error expected for variations of Ron (Fig.5
a,c) and Roff (Fig.5 b,d) values. For instance, driving the
0.5V to the input of the circuit at frequency 10kHz, the current
output should be expected with the error ranging from 1.6µA
to 7.5µA while at 1GHz frequency the error range is larger,
i.e., from 10µA up to 72µA.
IV. CONCLUSION
In this paper, we presented the impact of variability of
memristances and Quad Flat Packs in the realistic memristive
devices. The data collected from experimental measurements
reveals that the synaptic dynamics of memristors are affected
with packaging. Performed modifications and the equivalent
model of parasitics provide extended evaluation of error as-
sociated with the packaging effect on memristor switching
dynamics. Such analysis will be useful in development of
realistic neural circuits and systems with memristors and
memristor arrays.
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